summaryrefslogtreecommitdiff
path: root/src/arch/x86/tlb.hh
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@gmail.com>2008-02-27 18:18:56 -0500
committerSteve Reinhardt <stever@gmail.com>2008-02-27 18:18:56 -0500
commit19dfde231764855df58c2ac183c012953daa32c6 (patch)
tree5d03d25a5e3c9b3b687bac0eb53fc6e19c5e1e67 /src/arch/x86/tlb.hh
parent2f41006e448a6af11dcf36b7804edd91c7710bda (diff)
parent8fb74c238cbf7a394d5d547dea987e35eddfca79 (diff)
downloadgem5-19dfde231764855df58c2ac183c012953daa32c6.tar.xz
Automated merge with ssh://daystrom.m5sim.org//repo/m5
--HG-- extra : convert_revision : f4bcd342e7abb86ca83840b723e6ab0b861ecf5b
Diffstat (limited to 'src/arch/x86/tlb.hh')
-rw-r--r--src/arch/x86/tlb.hh15
1 files changed, 12 insertions, 3 deletions
diff --git a/src/arch/x86/tlb.hh b/src/arch/x86/tlb.hh
index a361c2291..89b965e97 100644
--- a/src/arch/x86/tlb.hh
+++ b/src/arch/x86/tlb.hh
@@ -70,6 +70,7 @@
#include "params/X86DTB.hh"
#include "params/X86ITB.hh"
#include "sim/faults.hh"
+#include "sim/tlb.hh"
#include "sim/sim_object.hh"
class ThreadContext;
@@ -83,13 +84,16 @@ namespace X86ISA
class TLB;
- class TLB : public SimObject
+ class TLB : public BaseTLB
{
protected:
friend class FakeITLBFault;
friend class FakeDTLBFault;
+ typedef std::list<TlbEntry *> EntryList;
+
bool _allowNX;
+ uint32_t configAddress;
public:
bool allowNX() const
@@ -104,6 +108,12 @@ namespace X86ISA
TlbEntry *lookup(Addr va, bool update_lru = true);
+ void setConfigAddress(uint32_t addr);
+
+ protected:
+
+ EntryList::iterator lookupIt(Addr va, bool update_lru = true);
+
#if FULL_SYSTEM
protected:
@@ -117,14 +127,13 @@ namespace X86ISA
void invalidateNonGlobal();
- void demapPage(Addr va);
+ void demapPage(Addr va, uint64_t asn);
protected:
int size;
TlbEntry * tlb;
- typedef std::list<TlbEntry *> EntryList;
EntryList freeList;
EntryList entryList;