summaryrefslogtreecommitdiff
path: root/src/arch/x86
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2011-06-02 17:36:21 -0700
committerNathan Binkert <nate@binkert.org>2011-06-02 17:36:21 -0700
commit2b1aa35e209a76515763e7e7d7a0fe6a8267bebf (patch)
treefde43c1f169789aa6f10fc58bb70678d1230e756 /src/arch/x86
parentf49f384fe415e68096d16e0ef5396136bc97b292 (diff)
downloadgem5-2b1aa35e209a76515763e7e7d7a0fe6a8267bebf.tar.xz
scons: rename TraceFlags to DebugFlags
Diffstat (limited to 'src/arch/x86')
-rw-r--r--src/arch/x86/SConscript10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/arch/x86/SConscript b/src/arch/x86/SConscript
index 9cb774647..2742c79e8 100644
--- a/src/arch/x86/SConscript
+++ b/src/arch/x86/SConscript
@@ -66,14 +66,14 @@ if env['TARGET_ISA'] == 'x86':
SimObject('X86NativeTrace.py')
SimObject('X86TLB.py')
- TraceFlag('Predecoder', "Predecoder debug output")
- TraceFlag('X86', "Generic X86 ISA debugging")
+ DebugFlag('Predecoder', "Predecoder debug output")
+ DebugFlag('X86', "Generic X86 ISA debugging")
if env['FULL_SYSTEM']:
- TraceFlag('LocalApic', "Local APIC debugging")
- TraceFlag('PageTableWalker', \
+ DebugFlag('LocalApic', "Local APIC debugging")
+ DebugFlag('PageTableWalker', \
"Page table walker state machine debugging")
- TraceFlag('Faults', "Trace all faults/exceptions/traps")
+ DebugFlag('Faults', "Trace all faults/exceptions/traps")
SimObject('X86LocalApic.py')
SimObject('X86System.py')