summaryrefslogtreecommitdiff
path: root/src/arch/x86
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2018-03-12 17:19:36 -0700
committerGabe Black <gabeblack@google.com>2018-03-14 20:07:18 +0000
commit8a71c570226d06d6a179700c114de91d2c177be0 (patch)
treebe8fb01c12487d019fd5d8d977d61e822831ab3f /src/arch/x86
parent0f425ad5d590f670efac118b03e591579da21e84 (diff)
downloadgem5-8a71c570226d06d6a179700c114de91d2c177be0.tar.xz
x86: Mark the RDTSC instruction as .serialize_before.
Change-Id: I20bf6a57ea4354aac9267845bb37b70b83d6fcde Reviewed-on: https://gem5-review.googlesource.com/9042 Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Gabe Black <gabeblack@google.com>
Diffstat (limited to 'src/arch/x86')
-rw-r--r--src/arch/x86/isa/insts/system/msrs.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/arch/x86/isa/insts/system/msrs.py b/src/arch/x86/isa/insts/system/msrs.py
index 16d158ab5..fe9c5b262 100644
--- a/src/arch/x86/isa/insts/system/msrs.py
+++ b/src/arch/x86/isa/insts/system/msrs.py
@@ -60,6 +60,7 @@ def macroop WRMSR
def macroop RDTSC
{
+ .serialize_before
rdtsc t1
mov rax, rax, t1, dataSize=4
srli t1, t1, 32, dataSize=8