summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2008-06-12 00:46:04 -0400
committerGabe Black <gblack@eecs.umich.edu>2008-06-12 00:46:04 -0400
commit8e2991b529fd63f4d7c56518ebfbd2424f964172 (patch)
tree6d84d9f9ef40416c7fc188df668c9b0225b55be8 /src/arch
parent16e189fad21cd30a84fa736ac0dd7eb3dc9ba724 (diff)
downloadgem5-8e2991b529fd63f4d7c56518ebfbd2424f964172.tar.xz
X86: Fix the implementation of BSF.
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py90
1 files changed, 54 insertions, 36 deletions
diff --git a/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py b/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py
index a18437df3..f2a3db8a3 100644
--- a/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py
+++ b/src/arch/x86/isa/insts/general_purpose/compare_and_test/bit_scan.py
@@ -250,33 +250,39 @@ def macroop BSF_R_R {
# Bit 6
srli t3, t1, 32, dataSize=8
- andi t3, t3, 32
- or reg, reg, t3
+ andi t4, t3, 32, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 5
srli t3, t1, 16, dataSize=8
- andi t3, t3, 16
- or reg, reg, t3
+ andi t4, t3, 16, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 4
srli t3, t1, 8, dataSize=8
- andi t3, t3, 8
- or reg, reg, t3
+ andi t4, t3, 8, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 3
srli t3, t1, 4, dataSize=8
- andi t3, t3, 4
- or reg, reg, t3
+ andi t4, t3, 4, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 2
srli t3, t1, 2, dataSize=8
- andi t3, t3, 2
- or reg, reg, t3
+ andi t4, t3, 2, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 1
srli t3, t1, 1, dataSize=8
- andi t3, t3, 1
- or reg, reg, t3
+ andi t4, t3, 1, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
end:
fault "NoFault"
@@ -299,33 +305,39 @@ def macroop BSF_R_M {
# Bit 6
srli t3, t1, 32, dataSize=8
- andi t3, t3, 32
- or reg, reg, t3
+ andi t4, t3, 32, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 5
srli t3, t1, 16, dataSize=8
- andi t3, t3, 16
- or reg, reg, t3
+ andi t4, t3, 16, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 4
srli t3, t1, 8, dataSize=8
- andi t3, t3, 8
- or reg, reg, t3
+ andi t4, t3, 8, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 3
srli t3, t1, 4, dataSize=8
- andi t3, t3, 4
- or reg, reg, t3
+ andi t4, t3, 4, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 2
srli t3, t1, 2, dataSize=8
- andi t3, t3, 2
- or reg, reg, t3
+ andi t4, t3, 2, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 1
srli t3, t1, 1, dataSize=8
- andi t3, t3, 1
- or reg, reg, t3
+ andi t4, t3, 1, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
end:
fault "NoFault"
@@ -349,33 +361,39 @@ def macroop BSF_R_P {
# Bit 6
srli t3, t1, 32, dataSize=8
- andi t3, t3, 32
- or reg, reg, t3
+ andi t4, t3, 32, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 5
srli t3, t1, 16, dataSize=8
- andi t3, t3, 16
- or reg, reg, t3
+ andi t4, t3, 16, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 4
srli t3, t1, 8, dataSize=8
- andi t3, t3, 8
- or reg, reg, t3
+ andi t4, t3, 8, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 3
srli t3, t1, 4, dataSize=8
- andi t3, t3, 4
- or reg, reg, t3
+ andi t4, t3, 4, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 2
srli t3, t1, 2, dataSize=8
- andi t3, t3, 2
- or reg, reg, t3
+ andi t4, t3, 2, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
# Bit 1
srli t3, t1, 1, dataSize=8
- andi t3, t3, 1
- or reg, reg, t3
+ andi t4, t3, 1, flags=(EZF,)
+ or reg, reg, t4
+ mov t1, t1, t3, flags=(nCEZF,)
end:
fault "NoFault"