summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorGene Wu <Gene.Wu@arm.com>2010-08-23 11:18:41 -0500
committerGene Wu <Gene.Wu@arm.com>2010-08-23 11:18:41 -0500
commitaabf478920671b8daf5c38a50442e80310e50671 (patch)
tree15f8dfd475e38456e2704e79b44342b0bebe3d5d /src/arch
parent1f032ad3452c2514287c142fb3faf953a5682ea3 (diff)
downloadgem5-aabf478920671b8daf5c38a50442e80310e50671.tar.xz
ARM: Get SCTLR TE bit from reset SCTLR
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/arm/isa.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/arch/arm/isa.cc b/src/arch/arm/isa.cc
index df620a8ff..fe4adb6fc 100644
--- a/src/arch/arm/isa.cc
+++ b/src/arch/arm/isa.cc
@@ -55,6 +55,7 @@ ISA::clear()
updateRegMap(cpsr);
SCTLR sctlr = 0;
+ sctlr.te = (bool)sctlr_rst.te;
sctlr.nmfi = (bool)sctlr_rst.nmfi;
sctlr.v = (bool)sctlr_rst.v;
sctlr.u = 1;