summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@eecs.umich.edu>2006-11-12 22:03:42 -0800
committerSteve Reinhardt <stever@eecs.umich.edu>2006-11-12 22:03:42 -0800
commit0f633c5fee2a371bc216ca71192c6ff02dcc3b5c (patch)
tree47ef3020fc458c9a14bcd819847c3f7481390ebf /src/arch
parentd2d44317528ffadf81fbb95c92291d8d2d4a2190 (diff)
downloadgem5-0f633c5fee2a371bc216ca71192c6ff02dcc3b5c.tar.xz
Make setRegWithEffect do something in SE mode.
--HG-- extra : convert_revision : 88fdaa403fe6d083f8c8fc064cb0d0d6a8b8daf8
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/alpha/miscregfile.cc10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/arch/alpha/miscregfile.cc b/src/arch/alpha/miscregfile.cc
index 4cf57a690..962d4609f 100644
--- a/src/arch/alpha/miscregfile.cc
+++ b/src/arch/alpha/miscregfile.cc
@@ -132,7 +132,6 @@ namespace AlphaISA
MiscRegFile::setRegWithEffect(int misc_reg, const MiscReg &val,
ThreadContext *tc)
{
-#if FULL_SYSTEM
switch(misc_reg) {
case MISCREG_FPCR:
fpcr = val;
@@ -150,12 +149,13 @@ namespace AlphaISA
intr_flag = val;
return;
default:
- return setIpr(misc_reg, val, tc);
- }
+#if FULL_SYSTEM
+ setIpr(misc_reg, val, tc);
#else
- //panic("No registers with side effects in SE mode!");
- return;
+ panic("No registers with side effects in SE mode!");
#endif
+ return;
+ }
}
}