summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2006-11-24 14:08:43 -0500
committerGabe Black <gblack@eecs.umich.edu>2006-11-24 14:08:43 -0500
commitd0f4a4c4415dcd8174420efbd71789291cf73495 (patch)
tree4b2336f947e0458881f4ab907bc253289f46cc78 /src/arch
parent68ae846f3e697d432b8276a1cc736205d7632820 (diff)
parent28f8318252a80e58fe77ea026d4b7b66146ad216 (diff)
downloadgem5-d0f4a4c4415dcd8174420efbd71789291cf73495.tar.xz
Merge zizzer:/bk/newmem
into zower.eecs.umich.edu:/eecshome/m5/newmem --HG-- extra : convert_revision : 7dbd30ce5579dd62d5f54bb5d75cf12346bc5d1d
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/alpha/isa/decoder.isa6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/arch/alpha/isa/decoder.isa b/src/arch/alpha/isa/decoder.isa
index 7014d4c22..6df47ef7a 100644
--- a/src/arch/alpha/isa/decoder.isa
+++ b/src/arch/alpha/isa/decoder.isa
@@ -795,6 +795,12 @@ decode OPCODE default Unknown::unknown() {
0x04: quiesceTime({{
R0 = AlphaPseudo::quiesceTime(xc->tcBase());
}}, IsNonSpeculative, IsUnverifiable);
+ 0x10: ivlb({{
+ warn_once("Obsolete M5 instruction ivlb encountered.\n");
+ }});
+ 0x11: ivle({{
+ warn_once("Obsolete M5 instruction ivlb encountered.\n");
+ }});
0x20: m5exit_old({{
AlphaPseudo::m5exit_old(xc->tcBase());
}}, No_OpClass, IsNonSpeculative);