summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2010-06-02 12:58:18 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2010-06-02 12:58:18 -0500
commit35e35fc825ac1297ba5e1334ac177b0a40329110 (patch)
tree8bf8f486447837839a0d6662f3320569b7781639 /src/arch
parent0abec5356427798568cc0008add4a4038443c548 (diff)
downloadgem5-35e35fc825ac1297ba5e1334ac177b0a40329110.tar.xz
ARM: Make some of the trace code more compact
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/arm/insts/mem.cc12
1 files changed, 2 insertions, 10 deletions
diff --git a/src/arch/arm/insts/mem.cc b/src/arch/arm/insts/mem.cc
index 3dde0aa35..552803b6a 100644
--- a/src/arch/arm/insts/mem.cc
+++ b/src/arch/arm/insts/mem.cc
@@ -60,18 +60,10 @@ MemoryReg::printOffset(std::ostream &os) const
ccprintf(os, " LSL #%d", shiftAmt);
break;
case LSR:
- if (shiftAmt == 0) {
- ccprintf(os, " LSR #%d", 32);
- } else {
- ccprintf(os, " LSR #%d", shiftAmt);
- }
+ ccprintf(os, " LSR #%d", (shiftAmt == 0) ? 32 : shiftAmt);
break;
case ASR:
- if (shiftAmt == 0) {
- ccprintf(os, " ASR #%d", 32);
- } else {
- ccprintf(os, " ASR #%d", shiftAmt);
- }
+ ccprintf(os, " ASR #%d", (shiftAmt == 0) ? 32 : shiftAmt);
break;
case ROR:
if (shiftAmt == 0) {