summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorKevin Lim <ktlim@umich.edu>2006-06-17 22:05:02 -0400
committerKevin Lim <ktlim@umich.edu>2006-06-17 22:05:02 -0400
commitbc3d009abaa0000469d5e556bd264009f7c50464 (patch)
tree710dc1a50db69bd4ed5e34e44233a4974ae8d0a7 /src/arch
parentd91f4d172a9c9f82348899018c296eea186b2d74 (diff)
parent393e77fbe94ccbcc422d2575c500d1590ca87d00 (diff)
downloadgem5-bc3d009abaa0000469d5e556bd264009f7c50464.tar.xz
Merge ktlim@zizzer:/bk/newmem
into zamp.eecs.umich.edu:/z/ktlim2/clean/newmem-merge --HG-- extra : convert_revision : 037fe9ee54da7e11c2bd07388b9f79cda9abef4c
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/SConscript5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/arch/SConscript b/src/arch/SConscript
index ff460dafd..bc517341a 100644
--- a/src/arch/SConscript
+++ b/src/arch/SConscript
@@ -128,6 +128,11 @@ isa_desc_gen_files = Split('decoder.cc decoder.hh')
isa_desc_gen_files += [CpuModel.dict[cpu].filename
for cpu in env['CPU_MODELS']]
+# Also include the CheckerCPU as one of the models if it is being
+# enabled via command line.
+if env['USE_CHECKER']:
+ isa_desc_gen_files += [CpuModel.dict['CheckerCPU'].filename]
+
# The emitter patches up the sources & targets to include the
# autogenerated files as targets and isa parser itself as a source.
def isa_desc_emitter(target, source, env):