summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2011-10-31 02:58:22 -0700
committerGabe Black <gblack@eecs.umich.edu>2011-10-31 02:58:22 -0700
commit8ad2b8c5596b817267fbf7a39e6ce28ffb49789c (patch)
treee20e9aa7253fb12e2e6b8abf8932e726728004c1 /src/arch
parentef097eb69cec0753074d5190e5ff91aabfaef5e5 (diff)
downloadgem5-8ad2b8c5596b817267fbf7a39e6ce28ffb49789c.tar.xz
SE/FS: Make the functions available from the TC consistent between SE and FS.
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/alpha/SConscript6
-rw-r--r--src/arch/arm/SConscript2
2 files changed, 4 insertions, 4 deletions
diff --git a/src/arch/alpha/SConscript b/src/arch/alpha/SConscript
index f4a54921e..e0cbf019d 100644
--- a/src/arch/alpha/SConscript
+++ b/src/arch/alpha/SConscript
@@ -37,9 +37,12 @@ if env['TARGET_ISA'] == 'alpha':
Source('interrupts.cc')
Source('ipr.cc')
Source('isa.cc')
+ Source('kernel_stats.cc')
+ Source('osfpal.cc')
Source('pagetable.cc')
Source('regredir.cc')
Source('remote_gdb.cc')
+ Source('stacktrace.cc')
Source('tlb.cc')
Source('utility.cc')
Source('vtophys.cc')
@@ -51,9 +54,6 @@ if env['TARGET_ISA'] == 'alpha':
SimObject('AlphaSystem.py')
Source('idle_event.cc')
- Source('kernel_stats.cc')
- Source('osfpal.cc')
- Source('stacktrace.cc')
Source('system.cc')
Source('freebsd/system.cc')
diff --git a/src/arch/arm/SConscript b/src/arch/arm/SConscript
index 1658f9d46..daa083a22 100644
--- a/src/arch/arm/SConscript
+++ b/src/arch/arm/SConscript
@@ -60,6 +60,7 @@ if env['TARGET_ISA'] == 'arm':
Source('nativetrace.cc')
Source('predecoder.cc')
Source('remote_gdb.cc')
+ Source('stacktrace.cc')
Source('table_walker.cc')
Source('tlb.cc')
Source('utility.cc')
@@ -74,7 +75,6 @@ if env['TARGET_ISA'] == 'arm':
DebugFlag('Faults', "Trace Exceptions, interrupts, svc/swi")
DebugFlag('Predecoder', "Instructions returned by the predecoder")
if env['FULL_SYSTEM']:
- Source('stacktrace.cc')
Source('system.cc')
Source('linux/system.cc')