summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2009-08-17 18:40:38 -0700
committerGabe Black <gblack@eecs.umich.edu>2009-08-17 18:40:38 -0700
commitaf3a53726b74f12e7ce256eff0407fe20a528179 (patch)
tree4a9ad3e248d7b97388d55fee901192474857a17e /src/arch
parentfcb5b2226c540fd4a94d7a6eff62869c4ba234ea (diff)
downloadgem5-af3a53726b74f12e7ce256eff0407fe20a528179.tar.xz
X86: Implement a floating point media divide microop.
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/x86/isa/microops/mediaop.isa46
1 files changed, 46 insertions, 0 deletions
diff --git a/src/arch/x86/isa/microops/mediaop.isa b/src/arch/x86/isa/microops/mediaop.isa
index 16cfbb5f9..edfc27908 100644
--- a/src/arch/x86/isa/microops/mediaop.isa
+++ b/src/arch/x86/isa/microops/mediaop.isa
@@ -712,4 +712,50 @@ let {{
}
FpDestReg.uqw = result;
'''
+
+ class Mdivf(MediaOp):
+ code = '''
+ union floatInt
+ {
+ float f;
+ uint32_t i;
+ };
+ union doubleInt
+ {
+ double d;
+ uint64_t i;
+ };
+
+ assert(srcSize == destSize);
+ int size = srcSize;
+ int sizeBits = size * 8;
+ assert(srcSize == 4 || srcSize == 8);
+ int items = (ext & 0x1) ? 1: (sizeof(FloatRegBits) / size);
+ uint64_t result = FpDestReg.uqw;
+
+ for (int i = 0; i < items; i++) {
+ int hiIndex = (i + 1) * sizeBits - 1;
+ int loIndex = (i + 0) * sizeBits;
+ uint64_t arg1Bits = bits(FpSrcReg1.uqw, hiIndex, loIndex);
+ uint64_t arg2Bits = bits(FpSrcReg2.uqw, hiIndex, loIndex);
+ uint64_t resBits;
+
+ if (size == 4) {
+ floatInt arg1, arg2, res;
+ arg1.i = arg1Bits;
+ arg2.i = arg2Bits;
+ res.f = arg1.f / arg2.f;
+ resBits = res.i;
+ } else {
+ doubleInt arg1, arg2, res;
+ arg1.i = arg1Bits;
+ arg2.i = arg2Bits;
+ res.d = arg1.d / arg2.d;
+ resBits = res.i;
+ }
+
+ result = insertBits(result, hiIndex, loIndex, resBits);
+ }
+ FpDestReg.uqw = result;
+ '''
}};