summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
authorHoa Nguyen <hoanguyen@ucdavis.edu>2019-09-18 16:50:19 -0700
committerHoa Nguyen <hoanguyen@ucdavis.edu>2019-09-19 19:46:46 +0000
commitf85cdccf4167180221fffddb9978bdb3953c1dc0 (patch)
tree017fa94762eb1ee776793e3139719c5b51b77f4d /src/arch
parent2455f6c0dd61f37d95f786cae02bcfc9ac18f048 (diff)
downloadgem5-f85cdccf4167180221fffddb9978bdb3953c1dc0.tar.xz
arch-x86: Change warn to warn_once for NT instructions
Change-Id: I50353716f2a913b9b106b140644d95991879f662 Signed-off-by: Hoa Nguyen <hoanguyen@ucdavis.edu> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/21039 Reviewed-by: Gabe Black <gabeblack@google.com> Reviewed-by: Pouya Fotouhi <pfotouhi@ucdavis.edu> Maintainer: Gabe Black <gabeblack@google.com> Tested-by: kokoro <noreply+kokoro@google.com>
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/x86/isa/insts/simd128/integer/data_transfer/move_non_temporal.py4
-rw-r--r--src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py4
2 files changed, 4 insertions, 4 deletions
diff --git a/src/arch/x86/isa/insts/simd128/integer/data_transfer/move_non_temporal.py b/src/arch/x86/isa/insts/simd128/integer/data_transfer/move_non_temporal.py
index 08296bd56..edabdc6e4 100644
--- a/src/arch/x86/isa/insts/simd128/integer/data_transfer/move_non_temporal.py
+++ b/src/arch/x86/isa/insts/simd128/integer/data_transfer/move_non_temporal.py
@@ -38,14 +38,14 @@
microcode = '''
def macroop MOVNTDQ_M_XMM {
- warn "MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!"
+ warn_once "MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!"
cda seg, sib, "DISPLACEMENT + 8", dataSize=8
stfp xmml, seg, sib, "DISPLACEMENT", dataSize=8
stfp xmmh, seg, sib, "DISPLACEMENT + 8", dataSize=8
};
def macroop MOVNTDQ_P_XMM {
- warn "MOVNTDQ_P: Ignoring non-temporal hint, modeling as cacheable!"
+ warn_once "MOVNTDQ_P: Ignoring non-temporal hint, modeling as cacheable!"
rdip t7
cda seg, riprel, "DISPLACEMENT + 8", dataSize=8
stfp xmml, seg, riprel, "DISPLACEMENT", dataSize=8
diff --git a/src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py b/src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py
index ccd37f165..fdf303f37 100644
--- a/src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py
+++ b/src/arch/x86/isa/insts/simd64/integer/data_transfer/move_non_temporal.py
@@ -38,12 +38,12 @@
microcode = '''
def macroop MOVNTQ_M_MMX {
- warn "MOVNTQ: Ignoring non-temporal hint, modeling as cacheable!"
+ warn_once "MOVNTQ: Ignoring non-temporal hint, modeling as cacheable!"
stfp mmx, seg, sib, "DISPLACEMENT", dataSize=8
};
def macroop MOVNTQ_P_MMX {
- warn "MOVNTQ_P: Ignoring non-temporal hint, modeling as cacheable!"
+ warn_once "MOVNTQ_P: Ignoring non-temporal hint, modeling as cacheable!"
rdip t7
stfp mmx, seg, riprel, "DISPLACEMENT", dataSize=8
};