summaryrefslogtreecommitdiff
path: root/src/base
diff options
context:
space:
mode:
authorKevin Lim <ktlim@umich.edu>2006-07-05 15:55:45 -0400
committerKevin Lim <ktlim@umich.edu>2006-07-05 15:55:45 -0400
commite41fd9cb6309083c32a2795e3ac449628138d441 (patch)
tree48a4d3e3c46a99e660ecdd064e154d2cea0e7866 /src/base
parentb0ed531bd85463bf3c4c44c8f6aa34559a321682 (diff)
downloadgem5-e41fd9cb6309083c32a2795e3ac449628138d441.tar.xz
Alphabetize traceflags, rename FullCPUAll flag to O3CPUAll.
--HG-- extra : convert_revision : f558966154376223674c82d513afc2dad6591426
Diffstat (limited to 'src/base')
-rw-r--r--src/base/traceflags.py12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/base/traceflags.py b/src/base/traceflags.py
index c4dcb695b..27c24107c 100644
--- a/src/base/traceflags.py
+++ b/src/base/traceflags.py
@@ -48,8 +48,10 @@ ccfilename = sys.argv[1] + '.cc'
# To define a new flag, simply add it to this list.
#
baseFlags = [
+ 'Activity',
'AlphaConsole',
'BADADDR',
+ 'BE',
'BPredRAS',
'Bus',
'BusAddrRanges',
@@ -84,6 +86,7 @@ baseFlags = [
'EthernetPIO',
'EthernetSM',
'Event',
+ 'FE',
'Fault',
'Fetch',
'Flow',
@@ -97,6 +100,7 @@ baseFlags = [
'GDBSend',
'GDBWrite',
'HWPrefetch',
+ 'IBE',
'IEW',
'IIC',
'IICMore',
@@ -117,9 +121,6 @@ baseFlags = [
'MemDepUnit',
'O3CPU',
'OzoneCPU',
- 'FE',
- 'IBE',
- 'BE',
'OzoneLSQ',
'PCEvent',
'PCIA',
@@ -133,6 +134,7 @@ baseFlags = [
'RenameMap',
'SQL',
'Sampler',
+ 'Scoreboard',
'ScsiCtrl',
'ScsiDisk',
'ScsiNone',
@@ -156,8 +158,6 @@ baseFlags = [
'Uart',
'VtoPhys',
'WriteBarrier',
- 'Activity',
- 'Scoreboard',
'Writeback',
]
@@ -176,7 +176,7 @@ compoundFlagMap = {
'EthernetAll' : [ 'Ethernet', 'EthernetPIO', 'EthernetDMA', 'EthernetData' , 'EthernetDesc', 'EthernetIntr', 'EthernetSM', 'EthernetCksum' ],
'EthernetNoData' : [ 'Ethernet', 'EthernetPIO', 'EthernetDesc', 'EthernetIntr', 'EthernetSM', 'EthernetCksum' ],
'IdeAll' : [ 'IdeCtrl', 'IdeDisk' ],
- 'FullCPUAll' : [ 'Fetch', 'Decode', 'Rename', 'IEW', 'Commit', 'IQ', 'ROB', 'FreeList', 'RenameMap', 'LSQ', 'LSQUnit', 'StoreSet', 'MemDepUnit', 'DynInst', 'FullCPU', 'Activity','Scoreboard','Writeback'],
+ 'O3CPUAll' : [ 'Fetch', 'Decode', 'Rename', 'IEW', 'Commit', 'IQ', 'ROB', 'FreeList', 'RenameMap', 'LSQ', 'LSQUnit', 'StoreSet', 'MemDepUnit', 'DynInst', 'FullCPU', 'O3CPU', 'Activity','Scoreboard','Writeback'],
'OzoneCPUAll' : [ 'BE', 'FE', 'IBE', 'OzoneLSQ', 'OzoneCPU']
}