summaryrefslogtreecommitdiff
path: root/src/cpu/BaseCPU.py
diff options
context:
space:
mode:
authorGeoffrey Blake <Geoffrey.Blake@arm.com>2016-04-05 05:29:02 -0500
committerGeoffrey Blake <Geoffrey.Blake@arm.com>2016-04-05 05:29:02 -0500
commitf948f9fca987b25ef0716e87fdc4e874fb607c14 (patch)
treee00e191ba53d4e26f84197453a7361d381a33207 /src/cpu/BaseCPU.py
parentdf36764e91bc96d731cbd403c3a4527248eb403c (diff)
downloadgem5-f948f9fca987b25ef0716e87fdc4e874fb607c14.tar.xz
cpu: Query CPU for inst executed from Python
This patch adds the ability for the simulator to query the number of instructions a CPU has executed so far per hw-thread. This can be used to enable more flexible periodic events such as taking checkpoints starting 1s into simulation and X instructions thereafter.
Diffstat (limited to 'src/cpu/BaseCPU.py')
-rw-r--r--src/cpu/BaseCPU.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/BaseCPU.py b/src/cpu/BaseCPU.py
index a54a63b46..4d114cbdc 100644
--- a/src/cpu/BaseCPU.py
+++ b/src/cpu/BaseCPU.py
@@ -101,6 +101,7 @@ class BaseCPU(MemObject):
Counter totalInsts();
void scheduleInstStop(ThreadID tid, Counter insts, const char *cause);
void scheduleLoadStop(ThreadID tid, Counter loads, const char *cause);
+ uint64_t getCurrentInstCount(ThreadID tid);
''')
@classmethod