summaryrefslogtreecommitdiff
path: root/src/cpu/base.hh
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2009-05-26 09:23:13 -0700
committerNathan Binkert <nate@binkert.org>2009-05-26 09:23:13 -0700
commit47877cf2dbd6ee2f1cf9b2c609d37b0589e876ca (patch)
tree6beb00dfe7e31b9bf82f7aba4710b0c487b6543f /src/cpu/base.hh
parentd93392df28fc6c9a5c70fb6252a12afdc72d9344 (diff)
downloadgem5-47877cf2dbd6ee2f1cf9b2c609d37b0589e876ca.tar.xz
types: add a type for thread IDs and try to use it everywhere
Diffstat (limited to 'src/cpu/base.hh')
-rw-r--r--src/cpu/base.hh4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/base.hh b/src/cpu/base.hh
index e63960cc1..441d9b5dd 100644
--- a/src/cpu/base.hh
+++ b/src/cpu/base.hh
@@ -213,7 +213,7 @@ class BaseCPU : public MemObject
virtual void startup();
virtual void regStats();
- virtual void activateWhenReady(int tid) {};
+ virtual void activateWhenReady(ThreadID tid) {};
void registerThreadContexts();
@@ -229,7 +229,7 @@ class BaseCPU : public MemObject
* Number of threads we're actually simulating (<= SMT_MAX_THREADS).
* This is a constant for the duration of the simulation.
*/
- int number_of_threads;
+ ThreadID numThreads;
TheISA::CoreSpecific coreParams; //ISA-Specific Params That Set Up State in Core