diff options
author | Geoffrey Blake <geoffrey.blake@arm.com> | 2012-03-09 09:59:28 -0500 |
---|---|---|
committer | Geoffrey Blake <geoffrey.blake@arm.com> | 2012-03-09 09:59:28 -0500 |
commit | 98cf57fb89b76a8ca423083d52cc647c7923fe51 (patch) | |
tree | 0376266c9e2b9381354bf86b3c7f2db4981577ea /src/cpu/checker/cpu.hh | |
parent | 043709fdfab3b6c46f6ef95d1f642cd3c06ee20a (diff) | |
download | gem5-98cf57fb89b76a8ca423083d52cc647c7923fe51.tar.xz |
CheckerCPU: Add function stubs to non-ARM ISA source to compile with CheckerCPU
Making the CheckerCPU a runtime time option requires the code to be compatible
with ISAs other than ARM. This patch adds the appropriate function
stubs to allow compilation.
Diffstat (limited to 'src/cpu/checker/cpu.hh')
-rw-r--r-- | src/cpu/checker/cpu.hh | 14 |
1 files changed, 14 insertions, 0 deletions
diff --git a/src/cpu/checker/cpu.hh b/src/cpu/checker/cpu.hh index c3d3a379e..afc453f87 100644 --- a/src/cpu/checker/cpu.hh +++ b/src/cpu/checker/cpu.hh @@ -311,6 +311,20 @@ class CheckerCPU : public BaseCPU int reg_idx = si->destRegIdx(idx) - TheISA::Ctrl_Base_DepTag; return thread->setMiscReg(reg_idx, val); } + +#if THE_ISA == MIPS_ISA + uint64_t readRegOtherThread(int misc_reg) + { + panic("MIPS MT not defined for CheckerCPU.\n"); + return 0; + } + + void setRegOtherThread(int misc_reg, const TheISA::MiscReg &val) + { + panic("MIPS MT not defined for CheckerCPU.\n"); + } +#endif + ///////////////////////////////////////// void recordPCChange(const TheISA::PCState &val) |