summaryrefslogtreecommitdiff
path: root/src/cpu/inorder/cpu.hh
diff options
context:
space:
mode:
authorKorey Sewell <ksewell@umich.edu>2011-06-19 21:43:33 -0400
committerKorey Sewell <ksewell@umich.edu>2011-06-19 21:43:33 -0400
commit76c60c5f9309af239f7fbe65e760e65f6c84bbe5 (patch)
tree015ce84a74d035cc0fecbc12a90c0f8df8cf1506 /src/cpu/inorder/cpu.hh
parent0b7ca66919ee2a90683df1e3340f08fe6c30da5e (diff)
downloadgem5-76c60c5f9309af239f7fbe65e760e65f6c84bbe5.tar.xz
inorder: use m5_hash_map for skedCache
since we dont care about if the cache of instruction schedules is sorted or not, then the hash map should be faster
Diffstat (limited to 'src/cpu/inorder/cpu.hh')
-rw-r--r--src/cpu/inorder/cpu.hh4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/inorder/cpu.hh b/src/cpu/inorder/cpu.hh
index af2fa5ced..c4a38d071 100644
--- a/src/cpu/inorder/cpu.hh
+++ b/src/cpu/inorder/cpu.hh
@@ -300,9 +300,9 @@ class InOrderCPU : public BaseCPU
typedef uint32_t SkedID;
/** Cache of Instruction Schedule using the instruction's name as a key */
- static std::map<SkedID, ThePipeline::RSkedPtr> skedCache;
+ static m5::hash_map<SkedID, ThePipeline::RSkedPtr> skedCache;
- typedef std::map<SkedID, ThePipeline::RSkedPtr>::iterator SkedCacheIt;
+ typedef m5::hash_map<SkedID, ThePipeline::RSkedPtr>::iterator SkedCacheIt;
/** Initialized to last iterator in map, signifying a invalid entry
on map searches