diff options
| author | Korey Sewell <ksewell@umich.edu> | 2011-02-12 10:14:45 -0500 |
|---|---|---|
| committer | Korey Sewell <ksewell@umich.edu> | 2011-02-12 10:14:45 -0500 |
| commit | e26aee514d328bd8c9930c742df6ce1485dce5ae (patch) | |
| tree | d64c361532c00a47d30ddcb58b3205406b1adfe4 /src/cpu/inorder/first_stage.cc | |
| parent | 516b61146271b13d2350563b0349747724ffbc99 (diff) | |
| download | gem5-e26aee514d328bd8c9930c742df6ce1485dce5ae.tar.xz | |
inorder: utilize cached skeds in pipeline
allow the pipeline and resources to use the cached instruction schedule and resource
sked iterator
Diffstat (limited to 'src/cpu/inorder/first_stage.cc')
| -rw-r--r-- | src/cpu/inorder/first_stage.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/inorder/first_stage.cc b/src/cpu/inorder/first_stage.cc index 71c6ec3e0..b656ca1c7 100644 --- a/src/cpu/inorder/first_stage.cc +++ b/src/cpu/inorder/first_stage.cc @@ -181,7 +181,7 @@ FirstStage::processInsts(ThreadID tid) inst->setInstListIt(cpu->addInst(inst)); // Create Front-End Resource Schedule For Instruction - ThePipeline::createFrontEndSchedule(inst); + inst->setFrontSked(cpu->frontEndSked); } int reqs_processed = 0; |