summaryrefslogtreecommitdiff
path: root/src/cpu/memtest/SConscript
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@eecs.umich.edu>2007-05-27 21:34:37 -0700
committerSteve Reinhardt <stever@eecs.umich.edu>2007-05-27 21:34:37 -0700
commit075f4b108a325e9cf2b903cd17fdbcac7598b6b0 (patch)
tree1d92cb303f6b0f7547ed0119f757fb7b30d2833b /src/cpu/memtest/SConscript
parent6a48f6b67d41b03e04aaba8e5fbe4e20059a9b9f (diff)
parent35147170f91ccbc73d3e75440a5301f758e54dfc (diff)
downloadgem5-075f4b108a325e9cf2b903cd17fdbcac7598b6b0.tar.xz
Merge vm1.(none):/home/stever/bk/newmem-head
into vm1.(none):/home/stever/bk/newmem-cache2 --HG-- extra : convert_revision : fba7efd444e1ca9738385dd4662a33feab357e79
Diffstat (limited to 'src/cpu/memtest/SConscript')
-rw-r--r--src/cpu/memtest/SConscript2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/cpu/memtest/SConscript b/src/cpu/memtest/SConscript
index 7b4d6d2c5..1f6621a4c 100644
--- a/src/cpu/memtest/SConscript
+++ b/src/cpu/memtest/SConscript
@@ -31,4 +31,6 @@
Import('*')
if 'O3CPU' in env['CPU_MODELS']:
+ SimObject('MemTest.py')
+
Source('memtest.cc')