summaryrefslogtreecommitdiff
path: root/src/cpu/o3/O3CPU.py
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2019-04-17 10:54:51 +0800
committerIru Cai <mytbk920423@gmail.com>2019-04-17 10:54:51 +0800
commit30488f4a29e9092e0d0dd304ec113dcc92e171f4 (patch)
treefff1e24c94b44f8fbaa2fff3f9b676ca337b6d21 /src/cpu/o3/O3CPU.py
parentbf35a9ab1e9664846c9e03c9ffa5eba589bed159 (diff)
downloadgem5-30488f4a29e9092e0d0dd304ec113dcc92e171f4.tar.xz
add a trackBranch option
Diffstat (limited to 'src/cpu/o3/O3CPU.py')
-rw-r--r--src/cpu/o3/O3CPU.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/o3/O3CPU.py b/src/cpu/o3/O3CPU.py
index 1a97faced..11a2133e6 100644
--- a/src/cpu/o3/O3CPU.py
+++ b/src/cpu/o3/O3CPU.py
@@ -170,6 +170,7 @@ class DerivO3CPU(BaseCPU):
needsTSO = Param.Bool(False, "Enable TSO Memory model")
allowSpecBuffHit = Param.Bool(True, "Enable hit/reuse spec buffer entries")
useIFT = Param.Bool(False, "use IFT to filter")
+ trackBranch = Param.Bool(True, "Track tainted branches")
def addCheckerCpu(self):
if buildEnv['TARGET_ISA'] in ['arm']: