diff options
| author | Iru Cai <mytbk920423@gmail.com> | 2019-04-03 10:29:37 +0800 |
|---|---|---|
| committer | Iru Cai <mytbk920423@gmail.com> | 2019-04-03 10:55:39 +0800 |
| commit | f76b874533045543e56a69c1b5d75b34fbc8a888 (patch) | |
| tree | c7f2948cf916ff938a713b6856cec789cb5f6982 /src/cpu/o3/cpu.hh | |
| parent | b28522528109f87d9420e59a31cef88a045ed0e6 (diff) | |
| download | gem5-f76b874533045543e56a69c1b5d75b34fbc8a888.tar.xz | |
check loads using tainted registers, set USL dst as tainted
Diffstat (limited to 'src/cpu/o3/cpu.hh')
| -rw-r--r-- | src/cpu/o3/cpu.hh | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/o3/cpu.hh b/src/cpu/o3/cpu.hh index 23e6f7434..131655ecd 100644 --- a/src/cpu/o3/cpu.hh +++ b/src/cpu/o3/cpu.hh @@ -401,6 +401,7 @@ class FullO3CPU : public BaseO3CPU /** taint a register */ void setTaint(PhysRegIdPtr phys_reg); + bool regTainted(PhysRegIdPtr phys_reg); uint64_t readIntReg(PhysRegIdPtr phys_reg); |