diff options
author | Andreas Sandberg <Andreas.Sandberg@ARM.com> | 2013-01-07 13:05:48 -0500 |
---|---|---|
committer | Andreas Sandberg <Andreas.Sandberg@ARM.com> | 2013-01-07 13:05:48 -0500 |
commit | e09e9fa279dec86b171b5e3efeb7057fa0d21cc9 (patch) | |
tree | 81fe4595ffa298f566a595caa54d5166c9bc09af /src/cpu/o3/cpu.hh | |
parent | 964aa49d1523787c06491453a85fad511b0a5883 (diff) | |
download | gem5-e09e9fa279dec86b171b5e3efeb7057fa0d21cc9.tar.xz |
cpu: Flush TLBs on switchOut()
This changeset inserts a TLB flush in BaseCPU::switchOut to prevent
stale translations when doing repeated switching. Additionally, the
TLB flushing functionality is exported to the Python to make debugging
of switching/checkpointing easier.
A simulation script will typically use the TLB flushing functionality
to generate a reference trace. The following sequence can be used to
simulate a handover (this depends on how drain is implemented, but is
generally the case) between identically configured CPU models:
m5.drain(test_sys)
[ cpu.flushTLBs() for cpu in test_sys.cpu ]
m5.resume(test_sys)
The generated trace should normally be identical to a trace generated
when switching between identically configured CPU models or
checkpointing and resuming.
Diffstat (limited to 'src/cpu/o3/cpu.hh')
0 files changed, 0 insertions, 0 deletions