diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2011-03-17 19:20:19 -0500 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2011-03-17 19:20:19 -0500 |
| commit | 799c3da8d0086bfdfbae532e05018828387e4497 (patch) | |
| tree | a2922f9bcac507ff8e4031a060c825de1ad707d2 /src/cpu/o3/fetch.hh | |
| parent | 30143baf7e35a73acaff1d02cf71278248a86515 (diff) | |
| download | gem5-799c3da8d0086bfdfbae532e05018828387e4497.tar.xz | |
O3: Send instruction back to fetch on squash to seed predecoder correctly.
Diffstat (limited to 'src/cpu/o3/fetch.hh')
| -rw-r--r-- | src/cpu/o3/fetch.hh | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/o3/fetch.hh b/src/cpu/o3/fetch.hh index c51658104..4a4ac0902 100644 --- a/src/cpu/o3/fetch.hh +++ b/src/cpu/o3/fetch.hh @@ -312,8 +312,8 @@ class DefaultFetch * remove any instructions that are not in the ROB. The source of this * squash should be the commit stage. */ - void squash(const TheISA::PCState &newPC, - const InstSeqNum &seq_num, ThreadID tid); + void squash(const TheISA::PCState &newPC, const InstSeqNum &seq_num, + DynInstPtr &squashInst, ThreadID tid); /** Ticks the fetch stage, processing all inputs signals and fetching * as many instructions as possible. |