diff options
| author | Gabe Black <gblack@eecs.umich.edu> | 2007-04-22 17:50:43 +0000 |
|---|---|---|
| committer | Gabe Black <gblack@eecs.umich.edu> | 2007-04-22 17:50:43 +0000 |
| commit | acc62514b1a4244182a7e5fad8ca03505389d94d (patch) | |
| tree | 29e96f23f04f19c16a9fdf1f7ef5fa9d7f23b277 /src/cpu/o3/free_list.hh | |
| parent | cea543576082ed860e8dae17519ace48e5b2c78a (diff) | |
| download | gem5-acc62514b1a4244182a7e5fad8ca03505389d94d.tar.xz | |
Make the floating point zero register special handling only apply for ALPHA.
--HG--
extra : convert_revision : 4f393a5471656b29cecbacfcb337992239775915
Diffstat (limited to 'src/cpu/o3/free_list.hh')
| -rw-r--r-- | src/cpu/o3/free_list.hh | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/cpu/o3/free_list.hh b/src/cpu/o3/free_list.hh index c669b0b34..42fc0c533 100644 --- a/src/cpu/o3/free_list.hh +++ b/src/cpu/o3/free_list.hh @@ -168,7 +168,9 @@ SimpleFreeList::addReg(PhysRegIndex freed_reg) if (freed_reg != TheISA::ZeroReg) freeIntRegs.push(freed_reg); } else if (freed_reg < numPhysicalRegs) { +#if THE_ISA == ALPHA_ISA if (freed_reg != (TheISA::ZeroReg + numPhysicalIntRegs)) +#endif freeFloatRegs.push(freed_reg); } } |