summaryrefslogtreecommitdiff
path: root/src/cpu/o3/iew_impl.hh
diff options
context:
space:
mode:
authorWade Walker <wade.walker@arm.com>2011-07-15 11:53:34 -0500
committerWade Walker <wade.walker@arm.com>2011-07-15 11:53:34 -0500
commit8870a5820a458ca22cbd4bec60f223a4fe4949e6 (patch)
treed0407f485a0bd6c861dd09f86e5a494dc26ed04d /src/cpu/o3/iew_impl.hh
parente6672d1f291e415c6d7e0453dabe8c8b7eb5ddc1 (diff)
downloadgem5-8870a5820a458ca22cbd4bec60f223a4fe4949e6.tar.xz
ARM: Fix SWP/SWPB undefined instruction behavior
SWP and SWPB now throw an undefined instruction exception if SCTLR.SW == 0. This also required the MIDR to be changed slightly so programs can correctly determine that gem5 supports the ARM v7 behavior of SWP/SWPB (in ARM v6, SWP/SWPB were deprecated, but not disabled at CPU startup).
Diffstat (limited to 'src/cpu/o3/iew_impl.hh')
0 files changed, 0 insertions, 0 deletions