summaryrefslogtreecommitdiff
path: root/src/cpu/o3/inst_queue_impl.hh
diff options
context:
space:
mode:
authorGiacomo Gabrielli <Giacomo.Gabrielli@arm.com>2011-07-15 11:53:35 -0500
committerGiacomo Gabrielli <Giacomo.Gabrielli@arm.com>2011-07-15 11:53:35 -0500
commit69ef57fd0f226af90faf46ac877343b5493df693 (patch)
tree3e4572c2a803aea5636a4059ce853144fd5f0ae0 /src/cpu/o3/inst_queue_impl.hh
parent09914cdf8f270cb4ab1861d1ff92b91e49b39608 (diff)
downloadgem5-69ef57fd0f226af90faf46ac877343b5493df693.tar.xz
O3: Create a pipeline activity viewer for the O3 CPU model.
Implemented a pipeline activity viewer as a python script (util/o3-pipeview.py) and modified O3 code base to support an extra trace flag (O3PipeView) for generating traces to be used as inputs by the tool.
Diffstat (limited to 'src/cpu/o3/inst_queue_impl.hh')
-rw-r--r--src/cpu/o3/inst_queue_impl.hh4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/cpu/o3/inst_queue_impl.hh b/src/cpu/o3/inst_queue_impl.hh
index 09e925e1d..def2c8f97 100644
--- a/src/cpu/o3/inst_queue_impl.hh
+++ b/src/cpu/o3/inst_queue_impl.hh
@@ -857,6 +857,10 @@ InstructionQueue<Impl>::scheduleReadyInsts()
issuing_inst->setIssued();
++total_issued;
+#if TRACING_ON
+ issuing_inst->issueTick = curTick();
+#endif
+
if (!issuing_inst->isMemRef()) {
// Memory instructions can not be freed from the IQ until they
// complete.