diff options
| author | Mrinmoy Ghosh <Mrinmoy.Ghosh@arm.com> | 2011-08-19 15:08:05 -0500 |
|---|---|---|
| committer | Mrinmoy Ghosh <Mrinmoy.Ghosh@arm.com> | 2011-08-19 15:08:05 -0500 |
| commit | d0e04859023702ec23c97683700c638949a1dad1 (patch) | |
| tree | 9ed3e8ea4957235d615dd4f0050a94f23e92a889 /src/cpu/o3/mem_dep_unit_impl.hh | |
| parent | 0db95030fc75792de8231bad7e66a09561eaa2ec (diff) | |
| download | gem5-d0e04859023702ec23c97683700c638949a1dad1.tar.xz | |
LSQ: Add some better dprintfs for storeset predictor.
Diffstat (limited to 'src/cpu/o3/mem_dep_unit_impl.hh')
| -rw-r--r-- | src/cpu/o3/mem_dep_unit_impl.hh | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/cpu/o3/mem_dep_unit_impl.hh b/src/cpu/o3/mem_dep_unit_impl.hh index bb4264a92..0208a622e 100644 --- a/src/cpu/o3/mem_dep_unit_impl.hh +++ b/src/cpu/o3/mem_dep_unit_impl.hh @@ -285,7 +285,8 @@ MemDepUnit<MemDepPred, Impl>::insertBarrier(DynInstPtr &barr_inst) loadBarrierSN = barr_sn; storeBarrier = true; storeBarrierSN = barr_sn; - DPRINTF(MemDepUnit, "Inserted a memory barrier\n"); + DPRINTF(MemDepUnit, "Inserted a memory barrier %s SN:%lli\n", + barr_inst->pcState(),barr_sn); } else if (barr_inst->isWriteBarrier()) { storeBarrier = true; storeBarrierSN = barr_sn; |