summaryrefslogtreecommitdiff
path: root/src/cpu/o3/regfile.hh
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2007-05-09 22:04:58 -0700
committerGabe Black <gblack@eecs.umich.edu>2007-05-09 22:04:58 -0700
commit6d199f0b25e2e8c46f626187bb6f5f06d7bcc55c (patch)
tree3ba190ad2fdd26122e4b9047a88e1e18957fe44c /src/cpu/o3/regfile.hh
parente08a5c60524d9e8d9a84d661c9464e3fe1289e2f (diff)
parent4ad1b58fdd7cc9ba9704ae966a41c99fd0f1dbc9 (diff)
downloadgem5-6d199f0b25e2e8c46f626187bb6f5f06d7bcc55c.tar.xz
Merge zizzer.eecs.umich.edu:/bk/newmem
into doughnut.mwconnections.com:/home/gblack/newmem-o3-micro --HG-- extra : convert_revision : 56c2205cdbb9af64c30b381a80b4d14c97841da7
Diffstat (limited to 'src/cpu/o3/regfile.hh')
-rw-r--r--src/cpu/o3/regfile.hh4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/cpu/o3/regfile.hh b/src/cpu/o3/regfile.hh
index b5b1cd021..75d3fa6eb 100644
--- a/src/cpu/o3/regfile.hh
+++ b/src/cpu/o3/regfile.hh
@@ -179,7 +179,9 @@ class PhysRegFile
DPRINTF(IEW, "RegFile: Setting float register %i to %#x\n",
int(reg_idx), (uint64_t)val);
+#if THE_ISA == ALPHA_ISA
if (reg_idx != TheISA::ZeroReg)
+#endif
floatRegFile[reg_idx].d = val;
}
@@ -194,7 +196,9 @@ class PhysRegFile
DPRINTF(IEW, "RegFile: Setting float register %i to %#x\n",
int(reg_idx), (uint64_t)val);
+#if THE_ISA == ALPHA_ISA
if (reg_idx != TheISA::ZeroReg)
+#endif
floatRegFile[reg_idx].d = val;
}