diff options
| author | Iru Cai <mytbk920423@gmail.com> | 2019-02-28 17:07:16 +0800 |
|---|---|---|
| committer | Iru Cai <mytbk920423@gmail.com> | 2019-03-20 15:52:58 +0800 |
| commit | 2c99e0e616c61bb31c6902fb7d11e10042b5b210 (patch) | |
| tree | 029abeb98afd4123745f71d23ae0bb7888628053 /src/cpu/o3/rob.hh | |
| parent | 4fdfd98230e780aeb068e3740742c7bff28fb859 (diff) | |
| download | gem5-2c99e0e616c61bb31c6902fb7d11e10042b5b210.tar.xz | |
invisispec-1.0 source
Diffstat (limited to 'src/cpu/o3/rob.hh')
| -rw-r--r-- | src/cpu/o3/rob.hh | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/cpu/o3/rob.hh b/src/cpu/o3/rob.hh index 1c3cc2815..7024d9920 100644 --- a/src/cpu/o3/rob.hh +++ b/src/cpu/o3/rob.hh @@ -212,6 +212,10 @@ class ROB /** Updates the tail instruction with the new youngest instruction. */ void updateTail(); + /** [SafeSpce] Updates load instructions visible condition + * set isPrevInstsCompleted and isPrevBrsResolved. */ + void updateVisibleState(); + /** Reads the PC of the oldest head instruction. */ // uint64_t readHeadPC(); |