summaryrefslogtreecommitdiff
path: root/src/cpu/o3/sparc/cpu_builder.cc
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2006-12-07 18:49:10 -0500
committerGabe Black <gblack@eecs.umich.edu>2006-12-07 18:49:10 -0500
commit97cdd5198b9c1a5b881833a71f24a22430a2b07b (patch)
treef9c62ffa317cdbf683f00d265a4762270813bd85 /src/cpu/o3/sparc/cpu_builder.cc
parent0f8fd5fd689a3631a5896a1c098e6e561aa6a80e (diff)
downloadgem5-97cdd5198b9c1a5b881833a71f24a22430a2b07b.tar.xz
Compilation fixes
--HG-- extra : convert_revision : 974e91a960251a35d5ebb76c7e6c7ac330339896
Diffstat (limited to 'src/cpu/o3/sparc/cpu_builder.cc')
-rw-r--r--src/cpu/o3/sparc/cpu_builder.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/o3/sparc/cpu_builder.cc b/src/cpu/o3/sparc/cpu_builder.cc
index 81f419ee0..3cac89bad 100644
--- a/src/cpu/o3/sparc/cpu_builder.cc
+++ b/src/cpu/o3/sparc/cpu_builder.cc
@@ -55,8 +55,8 @@ BEGIN_DECLARE_SIM_OBJECT_PARAMS(DerivO3CPU)
#if FULL_SYSTEM
SimObjectParam<System *> system;
Param<int> cpu_id;
- SimObjectParam<AlphaISA::ITB *> itb;
- SimObjectParam<AlphaISA::DTB *> dtb;
+ SimObjectParam<SparcISA::ITB *> itb;
+ SimObjectParam<SparcISA::DTB *> dtb;
Param<Tick> profile;
Param<bool> do_quiesce;