summaryrefslogtreecommitdiff
path: root/src/cpu/o3
diff options
context:
space:
mode:
authorKevin Lim <ktlim@umich.edu>2006-06-07 14:46:18 -0400
committerKevin Lim <ktlim@umich.edu>2006-06-07 14:46:18 -0400
commit3e191b14776c7a2c967e80c24331b27a50b8df77 (patch)
tree45d452290a4407448e2d355ba020fe1148f242e4 /src/cpu/o3
parenteb0e416998ce2546c768d2b9d9d8bf3a387a87be (diff)
downloadgem5-3e191b14776c7a2c967e80c24331b27a50b8df77.tar.xz
Clear misc regs at startup.
src/arch/alpha/regfile.hh: Define clear functions on the individual reg files. src/cpu/o3/regfile.hh: Be sure to clear the misc reg file at startup. --HG-- extra : convert_revision : 41e640887f0cf15d778c59a4dcd544d46899b527
Diffstat (limited to 'src/cpu/o3')
-rw-r--r--src/cpu/o3/regfile.hh4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/cpu/o3/regfile.hh b/src/cpu/o3/regfile.hh
index ee95b9ab8..a142b7102 100644
--- a/src/cpu/o3/regfile.hh
+++ b/src/cpu/o3/regfile.hh
@@ -299,6 +299,10 @@ PhysRegFile<Impl>::PhysRegFile(unsigned _numPhysicalIntRegs,
intRegFile.resize(numPhysicalIntRegs);
floatRegFile.resize(numPhysicalFloatRegs);
+ for (int i = 0; i < Impl::MaxThreads; ++i) {
+ miscRegs[i].clear();
+ }
+
//memset(intRegFile, 0, sizeof(*intRegFile));
//memset(floatRegFile, 0, sizeof(*floatRegFile));
}