summaryrefslogtreecommitdiff
path: root/src/cpu/o3
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2006-09-30 02:55:21 -0400
committerGabe Black <gblack@eecs.umich.edu>2006-09-30 02:55:21 -0400
commit76708a9a6c85ef88259e849220bde511e356fcf8 (patch)
treeb889a410f7d4d8f4938fd5476406ad091e101a0e /src/cpu/o3
parent51425382ca079290411e033acc8cf14dde36c82b (diff)
downloadgem5-76708a9a6c85ef88259e849220bde511e356fcf8.tar.xz
Changed makeExtMI to take a ThreadContext instead of a pc.
--HG-- extra : convert_revision : e5b200e4e053702fc703f44149d18ce48ac4eaa6
Diffstat (limited to 'src/cpu/o3')
-rw-r--r--src/cpu/o3/fetch_impl.hh2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/o3/fetch_impl.hh b/src/cpu/o3/fetch_impl.hh
index 1e080181c..80e429ae9 100644
--- a/src/cpu/o3/fetch_impl.hh
+++ b/src/cpu/o3/fetch_impl.hh
@@ -1109,7 +1109,7 @@ DefaultFetch<Impl>::fetch(bool &status_change)
inst = TheISA::gtoh(*reinterpret_cast<TheISA::MachInst *>
(&cacheData[tid][offset]));
- ext_inst = TheISA::makeExtMI(inst, fetch_PC);
+ ext_inst = TheISA::makeExtMI(inst, cpu->tcBase(tid));
// Create a new DynInst from the instruction fetched.
DynInstPtr instruction = new DynInst(ext_inst, fetch_PC,