summaryrefslogtreecommitdiff
path: root/src/cpu/o3
diff options
context:
space:
mode:
authorGiacomo Gabrielli <giacomo.gabrielli@arm.com>2019-02-14 17:39:37 +0000
committerGiacomo Travaglini <giacomo.travaglini@arm.com>2019-02-19 09:06:57 +0000
commit150104648f713fcf45a1ea423468948d1dc509fc (patch)
treecd7652bcd017cde85d71a2e4a84bbc5637ef266b /src/cpu/o3
parent1bc41027938fd8b6a0664c0b1321c90d23538584 (diff)
downloadgem5-150104648f713fcf45a1ea423468948d1dc509fc.tar.xz
cpu: Add ISA* getter in Thread interface
This patch is adding a ISA* getter to the TC interface Change-Id: Ib8ddc5d8fdd44e782f50a2ad15878a6bcf931e58 Reviewed-on: https://gem5-review.googlesource.com/c/16462 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Anthony Gutierrez <anthony.gutierrez@amd.com> Maintainer: Anthony Gutierrez <anthony.gutierrez@amd.com>
Diffstat (limited to 'src/cpu/o3')
-rw-r--r--src/cpu/o3/thread_context.hh6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/cpu/o3/thread_context.hh b/src/cpu/o3/thread_context.hh
index 022e71291..374ef377d 100644
--- a/src/cpu/o3/thread_context.hh
+++ b/src/cpu/o3/thread_context.hh
@@ -86,6 +86,12 @@ class O3ThreadContext : public ThreadContext
CheckerCPU *getCheckerCpuPtr() override { return NULL; }
+ TheISA::ISA *
+ getIsaPtr() override
+ {
+ return cpu->isa[thread->threadId()];
+ }
+
TheISA::Decoder *
getDecoderPtr() override
{