summaryrefslogtreecommitdiff
path: root/src/cpu/o3
diff options
context:
space:
mode:
authorGabe Black <gabeblack@google.com>2019-10-09 21:04:22 -0700
committerGabe Black <gabeblack@google.com>2019-10-25 22:42:31 +0000
commit2b7d4bd73db443b4ca302213689a673266e856e0 (patch)
tree9c111c4416935249eb62b2734336307e94a11a46 /src/cpu/o3
parent1ded8d6d9f829774c16c50c56f1538d4b7711f09 (diff)
downloadgem5-2b7d4bd73db443b4ca302213689a673266e856e0.tar.xz
cpu,sim: Get rid of a bunch of conditional compilation for PCEvents.
These can now be built without referring to anything in ThreadContext and so can be built even with the NULL ISA. This means the pcEventQueue can be unconditionally built into the System class. Even though the pcEventQueue is going away, this still makes it possible for System to be a PCEventScope unconditionally. Change-Id: Ia342bb7972b1b5ce95033176d72af4bfa343560f Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/22104 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
Diffstat (limited to 'src/cpu/o3')
0 files changed, 0 insertions, 0 deletions