summaryrefslogtreecommitdiff
path: root/src/cpu/o3
diff options
context:
space:
mode:
authorJason Lowe-Power <jason@lowepower.com>2019-04-05 10:43:59 -0700
committerJason Lowe-Power <jason@lowepower.com>2019-04-08 22:51:38 +0000
commit7f9c98472c97f8f71f71c7386496af67fc886d03 (patch)
treecce0efd8ddd742f6346a5781f36340009f1b989e /src/cpu/o3
parentc1e646d886096ffeca7d9818316ba5e03391898a (diff)
downloadgem5-7f9c98472c97f8f71f71c7386496af67fc886d03.tar.xz
learning_gem5,configs: Update ruby_test
Use SimpleMemory instead of DDR3 so we can use the timing results in tests. By using SimpleMemory, even if the DRAM timing changes the timing of this test won't change. I expect the timing of SimpleMemory to never change. Change-Id: I4c75981d7b8bfc4dcca59e628e89f5a6ea4c0e36 Signed-off-by: Jason Lowe-Power <jason@lowepower.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/17871 Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-by: Anthony Gutierrez <anthony.gutierrez@amd.com>
Diffstat (limited to 'src/cpu/o3')
0 files changed, 0 insertions, 0 deletions