summaryrefslogtreecommitdiff
path: root/src/cpu/pred/SConscript
diff options
context:
space:
mode:
authorMitch Hayenga <mitch.hayenga@arm.com>2016-04-05 11:48:37 -0500
committerMitch Hayenga <mitch.hayenga@arm.com>2016-04-05 11:48:37 -0500
commit1578d2d0b66d995684cee77b3fe527ed0493d41c (patch)
tree120b81ec01c889a41c26ddbc6e26cb0434db764b /src/cpu/pred/SConscript
parent7bc52af7716168baa5deb28bb88475ddbba5d62a (diff)
downloadgem5-1578d2d0b66d995684cee77b3fe527ed0493d41c.tar.xz
cpu: Add an indirect branch target predictor
This patch adds a configurable indirect branch predictor that can be indexed by a combination of GHR and path history hashes. Implements the functionality described in: "Target prediction for indirect jumps" by Chang, Hao, and Patt http://dl.acm.org/citation.cfm?id=264209
Diffstat (limited to 'src/cpu/pred/SConscript')
-rw-r--r--src/cpu/pred/SConscript2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/cpu/pred/SConscript b/src/cpu/pred/SConscript
index 1bf94712d..dca5e8d88 100644
--- a/src/cpu/pred/SConscript
+++ b/src/cpu/pred/SConscript
@@ -35,9 +35,11 @@ if env['TARGET_ISA'] == 'null':
SimObject('BranchPredictor.py')
+DebugFlag('Indirect')
Source('bpred_unit.cc')
Source('2bit_local.cc')
Source('btb.cc')
+Source('indirect.cc')
Source('ras.cc')
Source('tournament.cc')
Source ('bi_mode.cc')