summaryrefslogtreecommitdiff
path: root/src/cpu/pred/bpred_unit.hh
diff options
context:
space:
mode:
authorJason Lowe-Power <jason@lowepower.com>2016-11-30 17:10:27 -0500
committerJason Lowe-Power <jason@lowepower.com>2016-11-30 17:10:27 -0500
commit047caf24ba9a640247b63584c2291e760f1f4d54 (patch)
tree3ac424e827f189607608dd4529f4d684cf508af4 /src/cpu/pred/bpred_unit.hh
parent2a56260d5d3216fe53517731107a87354e951514 (diff)
downloadgem5-047caf24ba9a640247b63584c2291e760f1f4d54.tar.xz
cpu: Remove branch predictor function predictInOrder
This function was used by the now-defunct InOrderCPU model. Since this model is no longer in gem5, this function was not called from anywhere in the code.
Diffstat (limited to 'src/cpu/pred/bpred_unit.hh')
-rw-r--r--src/cpu/pred/bpred_unit.hh3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/cpu/pred/bpred_unit.hh b/src/cpu/pred/bpred_unit.hh
index c5e73f59d..3f9cbc057 100644
--- a/src/cpu/pred/bpred_unit.hh
+++ b/src/cpu/pred/bpred_unit.hh
@@ -93,9 +93,6 @@ class BPredUnit : public SimObject
*/
bool predict(const StaticInstPtr &inst, const InstSeqNum &seqNum,
TheISA::PCState &pc, ThreadID tid);
- bool predictInOrder(const StaticInstPtr &inst, const InstSeqNum &seqNum,
- int asid, TheISA::PCState &instPC,
- TheISA::PCState &predPC, ThreadID tid);
// @todo: Rename this function.
virtual void uncondBranch(ThreadID tid, Addr pc, void * &bp_history) = 0;