diff options
author | Giacomo Gabrielli <giacomo.gabrielli@arm.com> | 2018-10-16 16:04:08 +0100 |
---|---|---|
committer | Giacomo Gabrielli <giacomo.gabrielli@arm.com> | 2019-01-30 16:57:54 +0000 |
commit | 25474167e5b247d1b91fbf802c5b396a63ae705e (patch) | |
tree | b509597b23d792734f55c33b8125eebfbd9cd3a5 /src/cpu/reg_class.hh | |
parent | c6f5db8743f19b02a38146d9cf2a829883387008 (diff) | |
download | gem5-25474167e5b247d1b91fbf802c5b396a63ae705e.tar.xz |
arch,cpu: Add vector predicate registers
Latest-gen. vector/SIMD extensions, including the Arm Scalable Vector
Extension (SVE), introduce the notion of a predicate register file.
This changeset adds this feature across architectures and CPU models.
Change-Id: Iebcadbad89c0a582ff8b1b70de353305db603946
Signed-off-by: Giacomo Gabrielli <giacomo.gabrielli@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/13715
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'src/cpu/reg_class.hh')
-rw-r--r-- | src/cpu/reg_class.hh | 7 |
1 files changed, 6 insertions, 1 deletions
diff --git a/src/cpu/reg_class.hh b/src/cpu/reg_class.hh index 69da9cf7e..70cfab39e 100644 --- a/src/cpu/reg_class.hh +++ b/src/cpu/reg_class.hh @@ -1,5 +1,5 @@ /* - * Copyright (c) 2016 ARM Limited + * Copyright (c) 2016-2017 ARM Limited * All rights reserved * * The license below extends only to copyright in the software and shall @@ -60,6 +60,7 @@ enum RegClass { VecRegClass, /** Vector Register Native Elem lane. */ VecElemClass, + VecPredRegClass, CCRegClass, ///< Condition-code register MiscRegClass ///< Control (misc) register }; @@ -151,6 +152,9 @@ class RegId { /** @Return true if it is a condition-code physical register. */ bool isVecElem() const { return regClass == VecElemClass; } + /** @Return true if it is a predicate physical register. */ + bool isVecPredReg() const { return regClass == VecPredRegClass; } + /** @Return true if it is a condition-code physical register. */ bool isCCReg() const { return regClass == CCRegClass; } @@ -179,6 +183,7 @@ class RegId { case IntRegClass: case FloatRegClass: case VecRegClass: + case VecPredRegClass: case CCRegClass: case MiscRegClass: return regIdx; |