summaryrefslogtreecommitdiff
path: root/src/cpu/simple/base.cc
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2007-07-28 20:30:43 -0700
committerGabe Black <gblack@eecs.umich.edu>2007-07-28 20:30:43 -0700
commit8dd7700482b8ad7fa5e96469b23f0c917f5e3599 (patch)
treec1e9e7e835a12992eda9f9ee90e4f984816ed059 /src/cpu/simple/base.cc
parentcda354b07035f73a3b220f89014721300d36a815 (diff)
downloadgem5-8dd7700482b8ad7fa5e96469b23f0c917f5e3599.tar.xz
Turn the instruction tracing code into pluggable sim objects.
These need to be refined a little still and given parameters. --HG-- extra : convert_revision : 9a8f5a7bd9dacbebbbd2c235cd890c49a81040d7
Diffstat (limited to 'src/cpu/simple/base.cc')
-rw-r--r--src/cpu/simple/base.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/simple/base.cc b/src/cpu/simple/base.cc
index 4359ebebf..d2dd52b64 100644
--- a/src/cpu/simple/base.cc
+++ b/src/cpu/simple/base.cc
@@ -417,7 +417,7 @@ BaseSimpleCPU::preExecute()
if(curStaticInst)
{
#if TRACING_ON
- traceData = Trace::getInstRecord(curTick, tc, curStaticInst,
+ traceData = tracer->getInstRecord(curTick, tc, curStaticInst,
thread->readPC());
DPRINTF(Decode,"Decode: Decoded %s instruction: 0x%x\n",