summaryrefslogtreecommitdiff
path: root/src/cpu/simple
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@gmail.com>2008-01-02 13:46:22 -0800
committerSteve Reinhardt <stever@gmail.com>2008-01-02 13:46:22 -0800
commitcde5a79eab22a3f6f10ebc68f24260721c98790f (patch)
tree008ab1f1fc7ce5a0397490be9028c7ce47999f1d /src/cpu/simple
parent3952e41ab1f1dfaa2f97a6a486528e4ea0bfc5a1 (diff)
downloadgem5-cde5a79eab22a3f6f10ebc68f24260721c98790f.tar.xz
Additional comments and helper functions for PrintReq.
--HG-- extra : convert_revision : 7eadf9b7db8c0289480f771271b6efe2400006d4
Diffstat (limited to 'src/cpu/simple')
-rw-r--r--src/cpu/simple/atomic.cc7
-rw-r--r--src/cpu/simple/atomic.hh6
-rw-r--r--src/cpu/simple/timing.cc7
-rw-r--r--src/cpu/simple/timing.hh6
4 files changed, 26 insertions, 0 deletions
diff --git a/src/cpu/simple/atomic.cc b/src/cpu/simple/atomic.cc
index 4553c0ae2..aa548b46f 100644
--- a/src/cpu/simple/atomic.cc
+++ b/src/cpu/simple/atomic.cc
@@ -783,6 +783,13 @@ AtomicSimpleCPU::tick()
}
+void
+AtomicSimpleCPU::printAddr(Addr a)
+{
+ dcachePort.printAddr(a);
+}
+
+
////////////////////////////////////////////////////////////////////////
//
// AtomicSimpleCPU Simulation Object
diff --git a/src/cpu/simple/atomic.hh b/src/cpu/simple/atomic.hh
index f68f41a90..f14dd6f99 100644
--- a/src/cpu/simple/atomic.hh
+++ b/src/cpu/simple/atomic.hh
@@ -156,6 +156,12 @@ class AtomicSimpleCPU : public BaseSimpleCPU
int size, unsigned flags);
Fault translateDataWriteAddr(Addr vaddr, Addr &paddr,
int size, unsigned flags);
+
+ /**
+ * Print state of address in memory system via PrintReq (for
+ * debugging).
+ */
+ void printAddr(Addr a);
};
#endif // __CPU_SIMPLE_ATOMIC_HH__
diff --git a/src/cpu/simple/timing.cc b/src/cpu/simple/timing.cc
index 2f3ee5c73..fc35f2666 100644
--- a/src/cpu/simple/timing.cc
+++ b/src/cpu/simple/timing.cc
@@ -822,6 +822,13 @@ TimingSimpleCPU::IprEvent::description()
}
+void
+TimingSimpleCPU::printAddr(Addr a)
+{
+ dcachePort.printAddr(a);
+}
+
+
////////////////////////////////////////////////////////////////////////
//
// TimingSimpleCPU Simulation Object
diff --git a/src/cpu/simple/timing.hh b/src/cpu/simple/timing.hh
index d7554f6de..79fbe0f5f 100644
--- a/src/cpu/simple/timing.hh
+++ b/src/cpu/simple/timing.hh
@@ -203,6 +203,12 @@ class TimingSimpleCPU : public BaseSimpleCPU
void completeDataAccess(PacketPtr );
void advanceInst(Fault fault);
+ /**
+ * Print state of address in memory system via PrintReq (for
+ * debugging).
+ */
+ void printAddr(Addr a);
+
private:
typedef EventWrapper<TimingSimpleCPU, &TimingSimpleCPU::fetch> FetchEvent;