summaryrefslogtreecommitdiff
path: root/src/cpu/simple_thread.hh
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2009-05-26 09:23:13 -0700
committerNathan Binkert <nate@binkert.org>2009-05-26 09:23:13 -0700
commit47877cf2dbd6ee2f1cf9b2c609d37b0589e876ca (patch)
tree6beb00dfe7e31b9bf82f7aba4710b0c487b6543f /src/cpu/simple_thread.hh
parentd93392df28fc6c9a5c70fb6252a12afdc72d9344 (diff)
downloadgem5-47877cf2dbd6ee2f1cf9b2c609d37b0589e876ca.tar.xz
types: add a type for thread IDs and try to use it everywhere
Diffstat (limited to 'src/cpu/simple_thread.hh')
-rw-r--r--src/cpu/simple_thread.hh12
1 files changed, 8 insertions, 4 deletions
diff --git a/src/cpu/simple_thread.hh b/src/cpu/simple_thread.hh
index 35f74a67e..08dd45640 100644
--- a/src/cpu/simple_thread.hh
+++ b/src/cpu/simple_thread.hh
@@ -337,22 +337,26 @@ class SimpleThread : public ThreadState
regs.setNextNPC(val);
}
- MiscReg readMiscRegNoEffect(int misc_reg, unsigned tid = 0)
+ MiscReg
+ readMiscRegNoEffect(int misc_reg, ThreadID tid = 0)
{
return regs.readMiscRegNoEffect(misc_reg);
}
- MiscReg readMiscReg(int misc_reg, unsigned tid = 0)
+ MiscReg
+ readMiscReg(int misc_reg, ThreadID tid = 0)
{
return regs.readMiscReg(misc_reg, tc);
}
- void setMiscRegNoEffect(int misc_reg, const MiscReg &val, unsigned tid = 0)
+ void
+ setMiscRegNoEffect(int misc_reg, const MiscReg &val, ThreadID tid = 0)
{
return regs.setMiscRegNoEffect(misc_reg, val);
}
- void setMiscReg(int misc_reg, const MiscReg &val, unsigned tid = 0)
+ void
+ setMiscReg(int misc_reg, const MiscReg &val, ThreadID tid = 0)
{
return regs.setMiscReg(misc_reg, val, tc);
}