summaryrefslogtreecommitdiff
path: root/src/cpu/static_inst.hh
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2011-04-04 11:42:26 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2011-04-04 11:42:26 -0500
commit5962fecc1d2eaf956f0aab10eee1e0666a461706 (patch)
treec6ec7d6de4d90399057b09e2287908223e15e970 /src/cpu/static_inst.hh
parent1114be4b78c0855d96004b9f71c61d4b6a050d3a (diff)
downloadgem5-5962fecc1d2eaf956f0aab10eee1e0666a461706.tar.xz
CPU: Remove references to memory copy operations
Diffstat (limited to 'src/cpu/static_inst.hh')
-rw-r--r--src/cpu/static_inst.hh2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/cpu/static_inst.hh b/src/cpu/static_inst.hh
index d07b322df..20483c499 100644
--- a/src/cpu/static_inst.hh
+++ b/src/cpu/static_inst.hh
@@ -117,7 +117,6 @@ class StaticInstBase : public RefCounted
IsIndexed, ///< Accesses memory with an indexed address computation
IsInstPrefetch, ///< Instruction-cache prefetch.
IsDataPrefetch, ///< Data-cache prefetch.
- IsCopy, ///< Fast Cache block copy
IsControl, ///< Control transfer instruction.
IsDirectControl, ///< PC relative control transfer.
@@ -228,7 +227,6 @@ class StaticInstBase : public RefCounted
bool isDataPrefetch() const { return flags[IsDataPrefetch]; }
bool isPrefetch() const { return isInstPrefetch() ||
isDataPrefetch(); }
- bool isCopy() const { return flags[IsCopy];}
bool isInteger() const { return flags[IsInteger]; }
bool isFloating() const { return flags[IsFloating]; }