summaryrefslogtreecommitdiff
path: root/src/cpu/static_inst.hh
diff options
context:
space:
mode:
authorKorey Sewell <ksewell@umich.edu>2006-07-06 12:18:55 -0400
committerKorey Sewell <ksewell@umich.edu>2006-07-06 12:18:55 -0400
commit03fa13b27ce461886dceef82af0d3e994b5b9288 (patch)
treee162c07d55f9fab7f6ad5e29481f9ae2c44f913d /src/cpu/static_inst.hh
parent215041215b06f330d072b0537d7fe70739b4927d (diff)
downloadgem5-03fa13b27ce461886dceef82af0d3e994b5b9288.tar.xz
Use O3DynInst in cpu_models.py and in static_inst_exec_sigs.hh instead of a specific ISA dyn. inst.
src/cpu/cpu_models.py: Use O3DynInst src/cpu/o3/dyn_inst.hh: declare O3DynInst here based off of ISA ... this must be updated for each ISA. src/cpu/static_inst.hh: take out O3 forward declarations here and include header file to keep this file clean --HG-- extra : convert_revision : 0d65463479c3cfc2d1154935b1032dae32c5efd0
Diffstat (limited to 'src/cpu/static_inst.hh')
-rw-r--r--src/cpu/static_inst.hh6
1 files changed, 1 insertions, 5 deletions
diff --git a/src/cpu/static_inst.hh b/src/cpu/static_inst.hh
index 19f06f669..ea1a65148 100644
--- a/src/cpu/static_inst.hh
+++ b/src/cpu/static_inst.hh
@@ -39,6 +39,7 @@
#include "base/misc.hh"
#include "base/refcnt.hh"
#include "cpu/op_class.hh"
+#include "cpu/o3/dyn_inst.hh"
#include "sim/host.hh"
#include "arch/isa_traits.hh"
@@ -51,11 +52,6 @@ class DynInst;
class Packet;
template <class Impl>
-class AlphaDynInst;
-
-//class O3DynInst;
-
-template <class Impl>
class OzoneDynInst;
class CheckerCPU;