summaryrefslogtreecommitdiff
path: root/src/cpu/thread_context.hh
diff options
context:
space:
mode:
authorGiacomo Gabrielli <giacomo.gabrielli@arm.com>2019-02-14 17:39:37 +0000
committerGiacomo Travaglini <giacomo.travaglini@arm.com>2019-02-19 09:06:57 +0000
commit150104648f713fcf45a1ea423468948d1dc509fc (patch)
treecd7652bcd017cde85d71a2e4a84bbc5637ef266b /src/cpu/thread_context.hh
parent1bc41027938fd8b6a0664c0b1321c90d23538584 (diff)
downloadgem5-150104648f713fcf45a1ea423468948d1dc509fc.tar.xz
cpu: Add ISA* getter in Thread interface
This patch is adding a ISA* getter to the TC interface Change-Id: Ib8ddc5d8fdd44e782f50a2ad15878a6bcf931e58 Reviewed-on: https://gem5-review.googlesource.com/c/16462 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-by: Anthony Gutierrez <anthony.gutierrez@amd.com> Maintainer: Anthony Gutierrez <anthony.gutierrez@amd.com>
Diffstat (limited to 'src/cpu/thread_context.hh')
-rw-r--r--src/cpu/thread_context.hh5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/cpu/thread_context.hh b/src/cpu/thread_context.hh
index 6b9ff1a12..2a991f68f 100644
--- a/src/cpu/thread_context.hh
+++ b/src/cpu/thread_context.hh
@@ -57,6 +57,7 @@
// DTB pointers.
namespace TheISA
{
+ class ISA;
class Decoder;
}
class BaseCPU;
@@ -143,6 +144,8 @@ class ThreadContext
virtual CheckerCPU *getCheckerCpuPtr() = 0;
+ virtual TheISA::ISA *getIsaPtr() = 0;
+
virtual TheISA::Decoder *getDecoderPtr() = 0;
virtual System *getSystemPtr() = 0;
@@ -406,6 +409,8 @@ class ProxyThreadContext : public ThreadContext
CheckerCPU *getCheckerCpuPtr() { return actualTC->getCheckerCpuPtr(); }
+ TheISA::ISA *getIsaPtr() { return actualTC->getIsaPtr(); }
+
TheISA::Decoder *getDecoderPtr() { return actualTC->getDecoderPtr(); }
System *getSystemPtr() { return actualTC->getSystemPtr(); }