summaryrefslogtreecommitdiff
path: root/src/cpu/thread_state.hh
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2012-05-26 13:45:12 -0700
committerGabe Black <gblack@eecs.umich.edu>2012-05-26 13:45:12 -0700
commit19df4e94ee4f2323e5fe1b915f7e81a6034cfc56 (patch)
treeae0fbc2a53a90e022e91b00f028451759c2d270d /src/cpu/thread_state.hh
parent0cba96ba6a5d7a4dab2a63b14149c49dfbfbb3bc (diff)
downloadgem5-19df4e94ee4f2323e5fe1b915f7e81a6034cfc56.tar.xz
ISA,CPU: Generalize and split out the components of the decode cache.
This will allow it to be specialized by the ISAs. The existing caching scheme is provided by the BasicDecodeCache in the GenericISA namespace and is built from the generalized components. --HG-- rename : src/cpu/decode_cache.cc => src/arch/generic/decode_cache.cc
Diffstat (limited to 'src/cpu/thread_state.hh')
0 files changed, 0 insertions, 0 deletions