summaryrefslogtreecommitdiff
path: root/src/cpu/translation.hh
diff options
context:
space:
mode:
authorMatt Horsnell <matt.horsnell@ARM.com>2014-01-24 15:29:30 -0600
committerMatt Horsnell <matt.horsnell@ARM.com>2014-01-24 15:29:30 -0600
commitca89eba79ebe0adc9cea7656c288e0381754171a (patch)
tree10446c49e315ae891e625ccae48c050b4e48737a /src/cpu/translation.hh
parentdaa781d2db938dcc7bea4455b03838fa5bf6ddbf (diff)
downloadgem5-ca89eba79ebe0adc9cea7656c288e0381754171a.tar.xz
mem: track per-request latencies and access depths in the cache hierarchy
Add some values and methods to the request object to track the translation and access latency for a request and which level of the cache hierarchy responded to the request.
Diffstat (limited to 'src/cpu/translation.hh')
-rw-r--r--src/cpu/translation.hh1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/translation.hh b/src/cpu/translation.hh
index 90fffa03d..c05cc86a0 100644
--- a/src/cpu/translation.hh
+++ b/src/cpu/translation.hh
@@ -256,6 +256,7 @@ class DataTranslation : public BaseTLB::Translation
assert(mode == state->mode);
if (state->finish(fault, index)) {
xc->finishTranslation(state);
+ req->setTranslateLatency();
}
delete this;
}