summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@eecs.umich.edu>2007-06-16 14:05:05 -0700
committerSteve Reinhardt <stever@eecs.umich.edu>2007-06-16 14:05:05 -0700
commitf4babe108297b2081ecf016709b504869858469f (patch)
tree41803effb6bcb3fb4e840f5d4bb9cf9ce1d4d0e4 /src/cpu
parent3ceb0a46ae98fb14d48f45338d223d6c8a2c7509 (diff)
downloadgem5-f4babe108297b2081ecf016709b504869858469f.tar.xz
memtest.cc:
No need to initialize memory contents; should come up as 0. src/cpu/memtest/memtest.cc: No need to initialize memory contents; should come up as 0. --HG-- extra : convert_revision : 1713676956f3d33b4686fee2650bd17027bcc495
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/memtest/memtest.cc12
1 files changed, 3 insertions, 9 deletions
diff --git a/src/cpu/memtest/memtest.cc b/src/cpu/memtest/memtest.cc
index 607cf1066..15774904a 100644
--- a/src/cpu/memtest/memtest.cc
+++ b/src/cpu/memtest/memtest.cc
@@ -190,14 +190,8 @@ MemTest::init()
blockAddrMask = blockSize - 1;
traceBlockAddr = blockAddr(traceBlockAddr);
- // set up intial memory contents here
-
- cachePort.memsetBlob(baseAddr1, 1, size);
- funcPort.memsetBlob(baseAddr1, 1, size);
- cachePort.memsetBlob(baseAddr2, 2, size);
- funcPort.memsetBlob(baseAddr2, 2, size);
- cachePort.memsetBlob(uncacheAddr, 3, size);
- funcPort.memsetBlob(uncacheAddr, 3, size);
+ // initial memory contents for both physical memory and functional
+ // memory should be 0; no need to initialize them.
}
static void
@@ -267,7 +261,7 @@ MemTest::completeRequest(PacketPtr pkt)
break;
*/
default:
- panic("invalid command");
+ panic("invalid command %s (%d)", pkt->cmdString(), pkt->cmd.toInt());
}
if (blockAddr(req->getPaddr()) == traceBlockAddr) {