summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2007-01-29 10:46:54 -0500
committerGabe Black <gblack@eecs.umich.edu>2007-01-29 10:46:54 -0500
commit105c3367438c3a1dd40be808cdba848eb813b54d (patch)
treebee8353249d31a6569063e0eeeb63e942e2d021f /src/cpu
parent44c6ca84c615e2bedf36ed6f0ac79e0b2795779d (diff)
downloadgem5-105c3367438c3a1dd40be808cdba848eb813b54d.tar.xz
Fixed a warning about an unused variable.
--HG-- extra : convert_revision : f9c78e86b60c3085cd95b1b4e132205e0ef584dd
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/o3/sparc/dyn_inst.hh2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/o3/sparc/dyn_inst.hh b/src/cpu/o3/sparc/dyn_inst.hh
index e95ae2fd5..4314488b5 100644
--- a/src/cpu/o3/sparc/dyn_inst.hh
+++ b/src/cpu/o3/sparc/dyn_inst.hh
@@ -173,7 +173,7 @@ class SparcDynInst : public BaseDynInst<Impl>
{
uint64_t val = this->cpu->readIntReg(this->_srcRegIdx[idx]);
DPRINTF(Sparc, "Reading int reg %d (%d, %d) as %x\n", (int)this->_flatSrcRegIdx[idx], (int)this->_srcRegIdx[idx], idx, val);
- return this->cpu->readIntReg(this->_srcRegIdx[idx]);
+ return val;
}
TheISA::FloatReg readFloatRegOperand(const StaticInst *si,