diff options
| author | Korey Sewell <ksewell@umich.edu> | 2009-05-12 15:01:16 -0400 |
|---|---|---|
| committer | Korey Sewell <ksewell@umich.edu> | 2009-05-12 15:01:16 -0400 |
| commit | f1c97e830b2bf9d1fb457050f97dfd4ec9312932 (patch) | |
| tree | 351dad3eef3f741b0d20a06b508047e172acbde3 /src/cpu | |
| parent | fe4cd9847db2b2d7d566a921670c92fa39d14136 (diff) | |
| download | gem5-f1c97e830b2bf9d1fb457050f97dfd4ec9312932.tar.xz | |
inorder-faults: ignore unalign translation faults for prefetches
Diffstat (limited to 'src/cpu')
| -rw-r--r-- | src/cpu/inorder/resources/tlb_unit.cc | 10 |
1 files changed, 9 insertions, 1 deletions
diff --git a/src/cpu/inorder/resources/tlb_unit.cc b/src/cpu/inorder/resources/tlb_unit.cc index 238807ebc..93c066bb0 100644 --- a/src/cpu/inorder/resources/tlb_unit.cc +++ b/src/cpu/inorder/resources/tlb_unit.cc @@ -161,13 +161,21 @@ TLBUnit::execute(int slot_idx) "addr:%08p for [sn:%i] %s.\n", tid, tlb_req->fault->name(), tlb_req->memReq->getVaddr(), seq_num, inst->instName()); + if (inst->isDataPrefetch()) { + DPRINTF(InOrderTLB, "Ignoring %s fault for data prefetch\n", + tlb_req->fault->name()); + + tlb_req->fault = NoFault; + + tlb_req->done(); + } else { cpu->pipelineStage[stage_num]->setResStall(tlb_req, tid); tlbBlocked[tid] = true; scheduleEvent(slot_idx, 1); // Let CPU handle the fault cpu->trap(tlb_req->fault, tid); - + } } else { DPRINTF(InOrderTLB, "[tid:%i]: [sn:%i] virt. addr %08p translated " "to phys. addr:%08p.\n", tid, seq_num, |