diff options
| author | Adrien Pesle <adrien.pesle@arm.com> | 2018-10-11 16:09:07 +0200 |
|---|---|---|
| committer | Giacomo Travaglini <giacomo.travaglini@arm.com> | 2018-10-17 14:47:14 +0000 |
| commit | 9181c2ea16d384c57e6bb4e757ecaf1b52b8e7f1 (patch) | |
| tree | f4830bde400dddc39dd57be7dc0450c95e929ef7 /src/cpu | |
| parent | 0f368d5ebdd4eeff9f475aed244677a4191df5d8 (diff) | |
| download | gem5-9181c2ea16d384c57e6bb4e757ecaf1b52b8e7f1.tar.xz | |
dev-arm: Fix Gicv2 distributor group register
For each bit in GICD_IGROUPR:
value 0 means corresponding irq is group0
value 1 means corresponding irq is group 1.
Change-Id: I15699d4bc89ff3df0e0bdb41154c0d0989dc2f63
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/13555
Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com>
Maintainer: Andreas Sandberg <andreas.sandberg@arm.com>
Diffstat (limited to 'src/cpu')
0 files changed, 0 insertions, 0 deletions